

Data Sheet December 1, 2005 FN6037.3

### Low-Voltage, Single and Dual Supply, Quad SPST, High Performance Analog Switches

The Intersil ISL43143–ISL43145 devices are CMOS, precision, quad SPST analog switches designed to operate from a single +2V to +12V supply or from a  $\pm 2V$  to  $\pm 6V$  supply. Targeted applications include battery powered equipment that benefit from the devices' low power consumption (<1 $\mu$ W), low leakage currents (5nA max), and fast switching speeds (toN = 52ns, toFF = 40ns). A 5 $\Omega$  maximum RoN flatness ensures signal fidelity, while channel-to-channel mismatch is guaranteed to be less than  $2\Omega$ .

The ISL43143/ISL43144/ISL43145 are quad single-pole/ single-throw (SPST) devices. The ISL43143 has four normally closed (NC) switches; the ISL43144 has four normally open (NO) switches; the ISL43145 has two NO and two NC switches and can be used as a dual SPDT, or a dual 2:1 multiplexer.

Table 1 summarizes the performance of this family.

#### **TABLE 1. FEATURES AT A GLANCE**

ISL43143	ISL43144	ISL43145				
4	4	4				
All NC	All NO	2 NC/2 NO				
18Ω	18Ω	18Ω				
52ns/40ns	52ns/40ns	52ns/40ns				
14Ω	14Ω	14Ω				
40ns/27ns	40ns/27ns	40ns/27ns				
30Ω	30Ω	30Ω				
64ns/29ns	64ns/29ns	64ns/29ns				
51Ω	51Ω	51Ω				
120ns/50ns	120ns/50ns	120ns/50ns				
16 Ld TSSOP, 16Ld QFN 4x4						
	$4$ All NC $18\Omega$ $52\text{ns}/40\text{ns}$ $14\Omega$ $40\text{ns}/27\text{ns}$ $30\Omega$ $64\text{ns}/29\text{ns}$ $51\Omega$ $120\text{ns}/50\text{ns}$					

#### **Features**

- Fully Specified for 10% Tolerances at  $V_S = \pm 5V$  and V+ = 12V, 5V and 3.3V
- · Four Separately Controlled SPST Switches
- Pin Compatible with DG411/DG412/DG413

- Low Off Leakage Current (Max at 85°C) . . . . . . . . 2.5nA
- Minimum 2000V ESD Protection per Method 3015.7
- TTL, CMOS Compatible
- · Pb-Free Plus Anneal Available (RoHS Compliant)

### **Applications**


- · Battery Powered, Handheld, and Portable Equipment
  - Barcode Scanners
  - Laptops, Notebooks, Palmtops
- Communications Systems
  - Radios
  - XDSL and PBX / PABX
  - RF "Tee" Switches
  - Base Stations
- Test Equipment
  - Medical Ultrasound
  - Electrocardiograph
  - ATE
- · Audio and Video Switching
- · General Purpose Circuits
  - +3V/+5V DACs and ADCs
  - Digital Filters
  - Operational Amplifier Gain Switching Networks
  - High Frequency Analog Switching
  - High Speed Multiplexing

### Related Literature


- Technical Brief TB363 "Guidelines for Handling and Processing Moisture Sensitive Surface Mount Devices (SMDs)"
- AN557 "Recommended Test Procedures for Analog Switches"

### Pinouts (Note 1)


ISL43143 (TSSOP)
TOP VIEW



ISL43144 (TSSOP) TOP VIEW




ISL43145 (TSSOP) TOP VIEW




### NOTE:

1. Switches Shown for Logic "0" Input.



### ISL43144 (QFN) TOP VIEW



### ISL43145 (QFN) TOP VIEW

COM1 1 1 12 NC2 111 V+ 113 NC3 NC3 NC3

### Truth Table

	ISL43143	ISL43144	ISL4	3145
LOGIC	SW 1, 2, 3, 4	SW 1, 2, 3, 4	SW 1, 4	SW 2, 3
0	ON	OFF	OFF	ON
1	OFF	ON	ON	OFF

NOTE: Logic "0"  $\leq$  0.8V. Logic "1"  $\geq$  2.4V.

### **Pin Descriptions**

PIN	FUNCTION
V+	Positive Power Supply Input
V-	Negative Power Supply Input. Connect to GND for Single Supply Configurations.
GND	Ground Connection
IN	Digital Control Input
СОМ	Analog Switch Common Pin
NO	Analog Switch Normally Open Pin
NC	Analog Switch Normally Closed Pin
N.C.	No Internal Connection

# **Ordering Information**

PART NO.*	PART MARKING	TEMP. RANGE (°C)	PACKAGE	PKG. DWG.#
ISL43143IV	43143IV	-40 to 85	16 Ld TSSOP	M16.173
ISL43143IVZ (Note 2)	43143IVZ	-40 to 85	16 Ld TSSOP (Pb-free)	M16.173
ISL43143IR	43143IR	-40 to 85	16 Ld QFN	L16.4x4
ISL43143IRZ (Note 2)	43143IRZ	-40 to 85	16 Ld QFN (Pb-free)	L16.4x4
ISL43144IV	43144IV	-40 to 85	16 Ld TSSOP	M16.173
ISL43144IVZ (Note 2)	43144IVZ	-40 to 85	16 Ld TSSOP (Pb-free)	M16.173
ISL43144IR	43144IR	-40 to 85	16 Ld QFN	L16.4x4
ISL43144IRZ (Note 2)	43144IRZ	-40 to 85	16 Ld QFN (Pb-free)	L16.4x4
ISL43145IV	43145IV	-40 to 85	16 Ld TSSOP	M16.173
ISL43145IVZ (Note 2)	43145IVZ	-40 to 85	16 Ld TSSOP (Pb-free)	M16.173
ISL43145IR	43145IR	-40 to 85	16 Ld QFN	L16.4x4
ISL43145IRZ (Note 2)	43145IRZ	-40 to 85	16 Ld QFN (Pb-free)	L16.4x4

<sup>\*</sup>Most surface mount devices are available on tape and reel; add "-T" to suffix.

### NOTE:

2. Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

### **Absolute Maximum Ratings**

V+ to V0.3 to15V
V+ to GND0.3 to 15 V
V- to GND15 to 0.3V
All Other Pins (Note 3)((V-) - 0.3V) to $((V+) + 0.3V)$
Continuous Current (Any Terminal)
Peak Current, IN, NO, NC, or COM
(Pulsed 1ms, 10% Duty Cycle, Max)
ESD Rating (Per MIL-STD-883 Method 3015)>2kV

### **Thermal Information**

Thermal Resistance (Typical)	θ <sub>JA</sub> (°C/W)
16 Ld TSSOP Package (Note 4)	. 150
16 Ld QFN Package (Note 5)	. 75
Maximum Junction Temperature (Plastic Package)	150°C
Moisture Sensitivity (See Technical Brief TB363)	
All Packages	Level 1
Maximum Storage Temperature Range	-65°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C
(TSSOP - Lead Tips Only)	

### **Operating Conditions**

Temperature Range ISL4314XIX . . . . -40°C to 85°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTES:

- 3. Signals on NC, NO, COM, or IN exceeding V+ or V- are clamped by internal diodes. Limit forward diode current to maximum current ratings.
- 4. θ<sub>JA</sub> is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- 5. θ<sub>JA</sub> is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379 and Tech Brief TB389.

 $\textbf{Electrical Specifications:} \ \pm \textbf{5V Supply} \ \text{Test Conditions:} \ \ V_{\text{SUPPLY}} = \pm 4.5 \text{V to } \pm 5.5 \text{V}, \ \text{GND} = 0 \text{V}, \ V_{\text{INH}} = 2.4 \text{V}, \ V_{\text{INL}} = 0.8 \text{V} \ \text{(Note 5)}, \ \text{(Note 5)},$ Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	TEMP (°C)	(NOTE 6) MIN	TYP	(NOTE 6)	UNITS
ANALOG SWITCH CHARACTERIS	STICS				I	
Analog Signal Range, VANALOG		Full	V-	-	V+	V
ON Resistance, R <sub>ON</sub>	$V_S = \pm 4.5 \text{V}$ , $I_{COM} = 10 \text{mA}$ , $V_{NO}$ or $V_{NC} = \pm 3.5 \text{V}$ ,	25	-	18	25	Ω
	See Figure 5	Full	-	-	30	Ω
R <sub>ON</sub> Matching Between Channels,	$V_S = \pm 4.5 \text{V}$ , $I_{COM} = 10 \text{mA}$ , $V_{NO}$ or $V_{NC} = \pm 3 \text{V}$	25	-	0.5	2	Ω
$\Delta R_{ON}$		Full	-	-	4	Ω
R <sub>ON</sub> Flatness, R <sub>FLAT(ON)</sub>	$V_S = \pm 4.5V$ , $I_{COM} = 10$ mA, $V_{NO}$ or $V_{NC} = 0V$ , $\pm 3V$ ,	25	-	-	5	Ω
	Note 8	Full	-	-	5	Ω
NO or NC OFF Leakage Current,	$V_S = \pm 5.5 \text{V}, V_{COM} = \pm 4.5 \text{V}, V_{NO} \text{ or } V_{NC} = \pm 4.5 \text{V},$	25	-0.1	-	0.1	nA
INO(OFF) or INC(OFF)	Note 7	Full	-2.5	-	2.5	nA
COM OFF Leakage Current,	$V_S = \pm 5.5V$ , $V_{COM} = \pm 4.5V$ , $V_{NO}$ or $V_{NC} = \pm 4.5V$ , Note 7	25	-0.1	-	0.1	nA
ICOM(OFF)		Full	-2.5	-	2.5	nA
COM ON Leakage Current,	$V_S = \pm 5.5V$ , $V_{COM} = V_{NO}$ or $V_{NC} = \pm 4.5V$ , Note 7	25	-0.2	-	0.2	nA
I <sub>COM(ON)</sub>		Full	-5	-	5	nA
DIGITAL INPUT CHARACTERISTIC	CS		1			
Input Voltage High, V <sub>INH</sub>		Full	2.4	1.6	-	V
Input Voltage Low, V <sub>INL</sub>		Full	-	1.5	0.8	V
Input Current, I <sub>INH</sub> , I <sub>INL</sub>	$V_S = \pm 5.5V$ , $V_{IN} = 0V$ or V+	Full	-1	-	1	μΑ
DYNAMIC CHARACTERISTICS			,		•	
Turn-ON Time, t <sub>ON</sub>	$V_S = \pm 4.5 \text{V}, V_{NO} \text{ or } V_{NC} = \pm 3 \text{V}, R_L = 300\Omega, C_L = 35 \text{pF},$	25	-	52	65	ns
	V <sub>IN</sub> = 0 to 3V, See Figure 1	Full	-	-	75	ns
Turn-OFF Time, t <sub>OFF</sub>	$V_S = \pm 4.5 \text{V}$ , $V_{NO}$ or $V_{NC} = \pm 3 \text{V}$ , $R_L = 300 \Omega$ , $C_L = 35 \text{pF}$ ,	25	-	40	50	ns
	V <sub>IN</sub> = 0 to 3V, See Figure 1	Full	-	-	55	ns
Break-Before-Make Time Delay (ISL43145 only), t <sub>D</sub>	$V_S$ = ±5.5V, $V_{NO}$ or $V_{NC}$ = ±3V, $R_L$ = 300 $\Omega$ , $C_L$ = 35pF, $V_{IN}$ = 0 to 3V, See Figure 3	Full	5	19	-	ns
Charge Injection, Q	$C_L = 1.0$ nF, $V_G = 0$ V, $R_G = 0\Omega$ , See Figure 2	25	-	-	5	рC
NO or NC OFF Capacitance, COFF	f = 1MHz, V <sub>NO</sub> or V <sub>NC</sub> = V <sub>COM</sub> = 0V, See Figure 7	25	-	10	-	pF

intersil FN6037.3 December 1, 2005

Electrical Specifications: ±5V Supply Test Conditions: V<sub>SUPPLY</sub> = ±4.5V to ±5.5V, GND = 0V, V<sub>INH</sub> = 2.4V, V<sub>INL</sub> = 0.8V (Note 5), Unless Otherwise Specified (Continued)

PARAMETER	TEST CONDITIONS	TEMP (°C)	(NOTE 6) MIN	TYP	(NOTE 6) MAX	UNITS
COM OFF Capacitance,	$f = 1MHz$ , $V_{NO}$ or $V_{NC} = V_{COM} = 0V$ , See Figure 7	25	-	26	-	pF
C <sub>COM(OFF)</sub>						
COM ON Capacitance, C <sub>COM(ON)</sub>	$f = 1MHz$ , $V_{NO}$ or $V_{NC} = V_{COM} = 0V$ , See Figure 7	25	-	34	-	pF
OFF Isolation	$R_L = 50\Omega$ , $C_L = 15pF$ , $f = 1MHz$ ,	25	-	71	-	dB
Crosstalk, Note 9	V <sub>NO</sub> or V <sub>NC</sub> = 1V <sub>RMS</sub> , See Figures 4 and 6	25	-	-89	-	dB
Power Supply Rejection Ratio	$R_L = 50\Omega$ , $C_L = 5pF$ , $f = 1MHz$	25	-	58	-	dB
POWER SUPPLY CHARACTERIST	rics		•			
Power Supply Range		Full	±2	-	±6	V
Positive Supply Current, I+	$V_S = \pm 5.5 \text{V}$ , $V_{IN} = 0 \text{V}$ or V+, Switch On or Off	25	-1	0.01	1	μА
		Full	-1	-	1	μА
Negative Supply Current, I-		25	-1	0.01	1	μА
		Full	-1	-	1	μА

### NOTES:

- 6.  $V_{IN}$  = Input voltage to perform proper function.
- 7. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- 8. Leakage parameter is 100% tested at high temp, and guaranteed by correlation at 25°C.
- 9. Flatness is defined as the delta between the maximum and minimum RON values over the specified voltage range.
- 10. Between any two switches.

### **Electrical Specifications: 5V Supply**

Test Conditions: V+ = +4.5V to +5.5V, V- = GND = 0V,  $V_{INH}$  = 2.4V,  $V_{INL}$  = 0.8V (Note 5), Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (NOTE 6)	TYP	MAX (NOTE 6)	UNITS
ANALOG SWITCH CHARACTERIS	STICS		•			
Analog Signal Range, V <sub>ANALOG</sub>		Full	0	-	V+	V
ON Resistance, R <sub>ON</sub>	$V + = 4.5V$ , $I_{COM} = 1.0$ mA, $V_{NO}$ or $V_{NC} = 3.5V$ ,	25	-	30	40	Ω
	See Figure 5	Full	-	-	50	Ω
R <sub>ON</sub> Matching Between Channels,	$V + = 4.5V$ , $I_{COM} = 1.0$ mA, $V_{NO}$ or $V_{NC} = 3V$	25	-	0.5	3	Ω
$\Delta R_{ON}$		Full	-	-	4	Ω
R <sub>ON</sub> Flatness, R <sub>FLAT(ON)</sub>	$V+ = 5.5V$ , $I_{COM} = 1.0$ mA, $V_{NO}$ or $V_{NC} = 1V$ , $2V$ , $3V$ ,	25	-	4.4	6	Ω
	Note 8	Full	-	-	8	Ω
NO or NC OFF Leakage Current,	$V + = 5.5V$ , $V_{COM} = 1V$ , 4.5V, $V_{NO}$ or $V_{NC} = 4.5V$ , 1V,	25	-0.1	-	0.1	nA
I <sub>NO(OFF)</sub> or I <sub>NC(OFF)</sub>	Note 7	Full	-2.5	-	2.5	nA
COM OFF Leakage Current,	V+ = 5.5V, V <sub>COM</sub> = 1V, 4.5V, V <sub>NO</sub> or V <sub>NC</sub> = 4.5V, 1V, Note 7	25	-0.1	-	0.1	nA
ICOM(OFF)		Full	-2.5	-	2.5	nA
COM ON Leakage Current,	V+ = 5.5V, V <sub>COM</sub> = V <sub>NO</sub> or V <sub>NC</sub> = 1V, 4.5V, Note 7	25	-0.2	-	0.2	nA
I <sub>COM(ON)</sub>		Full	-5	-	5	nA
DIGITAL INPUT CHARACTERISTI	CS					
Input Voltage High, V <sub>INH</sub>		Full	2.4	1.5	-	V
Input Voltage Low, V <sub>INL</sub>		Full	-	1.4	0.8	V
Input Current, I <sub>INH</sub> , I <sub>INL</sub>	V+ = 5.5V, V <sub>IN</sub> = 0V or V+	Full	-1	-	1	μА
DYNAMIC CHARACTERISTICS						
Turn-ON Time, t <sub>ON</sub>	V+ = 4.5V, $V_{NO}$ or $V_{NC}$ = 3V, $R_L$ = 300 $\Omega$ , $C_L$ = 35pF,	25	-	64	80	ns
	V <sub>IN</sub> = 0 to 3V, See Figure 1	Full	-	-	90	ns
Turn-OFF Time, t <sub>OFF</sub>	$V + = 4.5V$ , $V_{NO}$ or $V_{NC} = 3V$ , $R_L = 300\Omega$ , $C_L = 35pF$ ,	25	-	29	40	ns
	V <sub>IN</sub> = 0 to 3V, See Figure 1	Full	-	-	45	ns
Break-Before-Make Time Delay (ISL43145 only), t <sub>D</sub>	V+ = 5.5V, V $_{NO}$ or V $_{NC}$ = 3V, R $_{L}$ = 300 $\Omega$ , C $_{L}$ = 35pF, V $_{IN}$ = 0 to 3V, See Figure 3	Full	15	39	-	ns

# ISL43143, ISL43144, ISL43145

**Electrical Specifications: 5V Supply** 

Test Conditions: V+ = +4.5V to +5.5V, V- = GND = 0V,  $V_{INH}$  = 2.4V,  $V_{INL}$  = 0.8V (Note 5), Unless Otherwise Specified **(Continued)** 

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (NOTE 6)	TYP	MAX (NOTE 6)	UNITS
Charge Injection, Q	$C_L = 1.0$ nF, $V_G = 0$ V, $R_G = 0\Omega$ , See Figure 2	25	-	1.2	2	рC
NO or NC OFF Capacitance, COFF	$f = 1MHz$ , $V_{NO}$ or $V_{NC} = V_{COM} = 0V$ , See Figure 7	25	-	10	-	pF
COM OFF Capacitance, C <sub>COM(OFF)</sub>	$f = 1MHz$ , $V_{NO}$ or $V_{NC} = V_{COM} = 0V$ , See Figure 7	25	-	26	-	pF
COM ON Capacitance, C <sub>COM(ON)</sub>	$f = 1MHz$ , $V_{NO}$ or $V_{NC} = V_{COM} = 0V$ , See Figure 7	25	-	34	-	pF
OFF Isolation	$R_L = 50\Omega$ , $C_L = 15pF$ , $f = 1MHz$ ,	25	-	71	-	dB
Crosstalk, Note 9	$V_{NO}$ or $V_{NC} = 1V_{RMS}$ , See Figures 4 and 6	25	-	-89	-	dB
Power Supply Rejection Ratio	$R_L = 50\Omega$ , $C_L = 5pF$ , $f = 1MHz$	25	-	58	-	dB
POWER SUPPLY CHARACTERIST	rics	•			•	
Positive Supply Current, I+	V+ = 5.5V, V <sub>IN</sub> = 0V or V+, Switch On or Off	25	-1	0.01	1	μА
		Full	-1	-	1	μА
Negative Supply Current, I-		25	-1	0.01	1	μΑ
		Full	-1	ı	1	μΑ

**Electrical Specifications: 3.3V Supply** 

Test Conditions: V+ = +3.0V to +3.6V, V- = GND = 0V,  $V_{INH}$  = 2.4V,  $V_{INL}$  = 0.8V (Note 5), Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (NOTE 6)	TYP	MAX (NOTE 6)	UNITS
ANALOG SWITCH CHARACTERIS	STICS					
Analog Signal Range, V <sub>ANALOG</sub>		Full	0	-	V+	V
ON Resistance, R <sub>ON</sub>	$V + = 3V$ , $I_{COM} = 1.0$ mA, $V_{NO}$ or $V_{NC} = 1.5$ V	25	-	51	60	Ω
	See Figure 5	Full	-	-	70	Ω
R <sub>ON</sub> Matching Between Channels,	$V+ = 3V$ , $I_{COM} = 1.0$ mA, $V_{NO}$ or $V_{NC} = 1.5$ V	25	-	0.5	3	Ω
$\Delta R_{ON}$		Full	-	-	4	Ω
R <sub>ON</sub> Flatness, R <sub>FLAT(ON)</sub>	$V+ = 3V$ , $I_{COM} = 1.0$ mA, $V_{NO}$ or $V_{NC} = 0.5V$ , $1.5V$ ,	25	-	12	17	Ω
	Note 8	Full	-	-	17	Ω
NO or NC OFF Leakage Current,	$V+ = 3.6V$ , $V_{COM} = 1V$ , $3V$ , $V_{NO}$ or $V_{NC} = 3V$ , $1V$ ,	25	-0.1	-	0.1	nA
I <sub>NO(OFF)</sub> or I <sub>NC(OFF)</sub>	Note 7	Full	-2.5	-	2.5	nA
COM OFF Leakage Current,	$V+ = 3.6V$ , $V_{COM} = 1V$ , $3V$ , $V_{NO}$ or $V_{NC} = 3V$ , $1V$ ,	25	-0.1	-	0.1	nA
I <sub>COM(OFF)</sub>	Note 7	Full	-2.5	-	2.5	nA
COM ON Leakage Current,	$+ = 3.6$ V, $V_{COM} = V_{NO}$ or $V_{NC} = 1$ V, 3V, Note 7	25	-0.2	-	0.2	nA
I <sub>COM(ON)</sub>		Full	-5	-	5	nA
DIGITAL INPUT CHARACTERISTI	cs					
Input Voltage High, V <sub>INH</sub>		Full	2.4	1.0	-	V
Input Voltage Low, V <sub>INL</sub>		Full	-	0.9	0.8	V
Input Current, I <sub>INH</sub> , I <sub>INL</sub>	$V+ = 3.6V$ , $V_{IN} = 0V$ or $V+$	Full	-1	-	1	μΑ
DYNAMIC CHARACTERISTICS						
Turn-ON Time, t <sub>ON</sub>	$V+ = 3.0V$ , $V_{NO}$ or $V_{NC} = 1.5V$ , $R_L = 300\Omega$ , $C_L = 35pF$ ,	25	-	120	138	ns
	V <sub>IN</sub> = 0 to 3V, See Figure 1	Full	-	-	160	ns
Turn-OFF Time, t <sub>OFF</sub>	$V+ = 3.0V$ , $V_{NO}$ or $V_{NC} = 1.5V$ , $R_L = 300\Omega$ , $C_L = 35pF$ ,	25	-	50	60	ns
	V <sub>IN</sub> = 0 to 3V, See Figure 1	Full	-	-	65	ns
Break-Before-Make Time Delay (ISL43145 only), t <sub>D</sub>	V+ = 3.6V, $V_{NO}$ or $V_{NC}$ = 1.5V, $R_L$ = 300 $\Omega$ , $C_L$ = 35pF, $V_{IN}$ = 0 to 3V, See Figure 3	Full	30	60	-	ns
Charge Injection, Q	$C_L = 1.0$ nF, $V_G = 0$ V, $R_G = 0\Omega$ , See Figure 2	25	-	1	2	рC
NO or NC OFF Capacitance, COFF	$f = 1MHz$ , $V_{NO}$ or $V_{NC} = V_{COM} = 0V$ , See Figure 7	25	-	10	-	pF
COM OFF Capacitance, CCOM(OFF)	$f = 1MHz$ , $V_{NO}$ or $V_{NC} = V_{COM} = 0V$ , See Figure 7	25	-	26	-	pF
COM ON Capacitance, C <sub>COM(ON)</sub>	$f = 1MHz$ , $V_{NO}$ or $V_{NC} = V_{COM} = 0V$ , See Figure 7	25	-	34	-	pF

# **Electrical Specifications: 3.3V Supply**

Test Conditions: V+ = +3.0V to +3.6V, V- = GND = 0V,  $V_{INH}$  = 2.4V,  $V_{INL}$  = 0.8V (Note 5), Unless Otherwise Specified **(Continued)** 

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (NOTE 6)	TYP	MAX (NOTE 6)	UNITS
			(14012 0)		(14012.0)	
OFF Isolation	$R_L = 50\Omega$ , $C_L = 15pF$ , $f = 1MHz$ ,	25	-	71	-	dB
Crosstalk, Note 9	$V_{NO}$ or $V_{NC}$ = 1 $V_{RMS}$ , See Figures 4 and 6	25	-	-89	-	dB
Power Supply Rejection Ratio	$R_L = 50\Omega$ , $C_L = 5pF$ , $f = 1MHz$	25	-	58	-	dB
POWER SUPPLY CHARACTERIS	STICS					
Positive Supply Current, I+	V+ = 3.6V, V <sub>IN</sub> = 0V or V+, Switch On or Off	25	-1	0.01	1	μΑ
		Full	-1	-	1	μА
Negative Supply Current, I-		25	-1	0.01	1	μΑ
		Full	-1	-	1	μΑ

### **Electrical Specifications: 12V Supply**

Test Conditions: V+ = +10.8V to +13.2V, V- = GND = 0V,  $V_{INH}$  = 3.0V,  $V_{INL}$  = 0.8V (Note 5), Unless Otherwise Specified


See Figure 5	TEST CONDITIONS $I_{COM} = 1.0 \text{mA}, V_{NO} \text{ or } V_{NC} = 9V$ $I_{COM} = 1.0 \text{mA}, V_{NO} \text{ or } V_{NC} = 9V$	Full 25 Full 25	0	- 14 -	V+ 20	V Ω
Analog Signal Range, $V_{ANALOG}$ ON Resistance, $R_{ON}$ V+ = 10.8V, See Figure 5 $R_{ON}$ Matching Between Channels, V+ = 10.8V, I		25 Full	-			-
ON Resistance, $R_{ON}$ $V+ = 10.8V$ , See Figure 5 $R_{ON}$ Matching Between Channels, $V+ = 10.8V$ , I		25 Full	-			-
See Figure 5 $R_{ON}$ Matching Between Channels, $V+=10.8V$ , I		Full	-		20	0
R <sub>ON</sub> Matching Between Channels, V+ = 10.8V, I			-	_		2.2
5.1	$COM = 1.0 \text{mA}$ , $V_{NO}$ or $V_{NC} = 9V$	25		-	30	Ω
$\Delta R_{ON}$			-	0.3	2	Ω
-		Full	-	-	4	Ω
	$V+ = 13.2V$ , $I_{COM} = 1.0$ mA, $V_{NO}$ or $V_{NC} = 3V$ , $6V$ , $9V$ ,	25	-	1.7	2	Ω
Note 8	Note 8		-	-	3	Ω
	$c_{OM} = 1V$ , 12V, $V_{NO}$ or $V_{NC} = 12V$ , 1V,	25	-0.1	-	0.1	nA
I <sub>NO(OFF)</sub> or I <sub>NC(OFF)</sub> Note 7		Full	-2.5	-	2.5	nA
COM OFF Leakage Current, V+ = 13V, V <sub>C</sub>	$V+ = 13V$ , $V_{COM} = 1V$ , 12V, $V_{NO}$ or $V_{NC} = 12V$ , 1V, Note 7		-0.1	-	0.1	nA
ICOM(OFF) Note 7			-2.5	-	2.5	nA
COM ON Leakage Current, V+ = 13V, V <sub>C</sub>	$V+ = 13V$ , $V_{COM} = V_{NO}$ or $V_{NC} = 1V$ , 12V, Note 7	25	-0.2	-	0.2	nA
ICOM(ON)		Full	-5	-	5	nA
DIGITAL INPUT CHARACTERISTICS			"			
Input Voltage High, V <sub>INH</sub>		Full	3.2	2.8	-	V
Input Voltage Low, V <sub>INL</sub>		Full	-	2.2	0.8	V
Input Current, $I_{INH}$ , $I_{INL}$ $V+ = 13V$ , $V_I$	N = 0V or V+	Full	-1	-	1	μА
DYNAMIC CHARACTERISTICS			"			
Turn-ON Time, $t_{ON}$ V+ = 10.8V, V	V+ = 10.8V, V <sub>NO</sub> or V <sub>NC</sub> = 10V, R <sub>L</sub> = 300 $\Omega$ , C <sub>L</sub> = 35pF, V <sub>IN</sub> = 0 to 3V, See Figure 1		-	40	50	ns
$V_{IN} = 0 \text{ to } 3V$			-	-	83	ns
	$V+ = 10.8V$ , $V_{NO}$ or $V_{NC} = 10V$ , $R_L = 300\Omega$ , $C_L = 35pF$ ,	25	-	27	35	ns
$V_{IN} = 0 \text{ to } 3V$	V <sub>IN</sub> = 0 to 3V, See Figure 1		-	-	40	ns
	V+ = 13.2V, $V_{NO}$ or $V_{NC}$ = 10V, $R_L$ = 300 $\Omega$ , $C_L$ = 35pF, $V_{IN}$ = 0 to 3V, See Figure 3		5	20	-	ns
Charge Injection, Q $C_L = 1.0nF$ ,	$V_G = 0V$ , $R_G = 0\Omega$ , See Figure 2	25	-	12	14	рС
NO or NC OFF Capacitance, $C_{OFF}$ $f = 1MHz$ , $V_N$	NO or V <sub>NC</sub> = V <sub>COM</sub> = 0V, See Figure 7	25	-	10	-	pF
COM OFF Capacitance, $CCOM(OFF)$ $f = 1MHz, V_N$	$f = 1MHz$ , $V_{NO}$ or $V_{NC} = V_{COM} = 0V$ , See Figure 7		-	26	-	pF
	NO or V <sub>NC</sub> = V <sub>COM</sub> = 0V, See Figure 7	25	-	34	-	pF
, ,	$R_{L} = 50\Omega$ , $C_{L} = 15pF$ , $f = 1MHz$ ,		-	71	-	dB
Crosstalk, Note 9	= 1V <sub>RMS</sub> , See Figures 4 and 6	25	-	-89	-	dB
Power Supply Rejection Ratio $R_L = 50\Omega$ , C	L = 5pF, f = 1MHz	25	-	58	-	dB

**Electrical Specifications: 12V Supply** 


Test Conditions: V+=+10.8V to +13.2V, V-=GND=0V,  $V_{INH}=3.0V$ ,  $V_{INL}=0.8V$  (Note 5), Unless Otherwise Specified **(Continued)** 

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (NOTE 6)	TYP	MAX (NOTE 6)	UNITS	
POWER SUPPLY CHARACTERISTICS							
Positive Supply Current, I+	V+ = 13V, V <sub>IN</sub> = 0V or V+, Switch On or Off	25	-1	0.01	1	μА	
		Full	-1	-	1	μА	
Negative Supply Current, I-		25	-1	0.01	1	μА	
		Full	-1	-	1	μА	

### Test Circuits and Waveforms



Logic input waveform is inverted for switches that have the opposite logic sense.




Repeat test for all switches.  $C_L$  includes fixture and stray capacitance.

 $V_{OUT} = V_{(NO \text{ or NC})} \frac{R_L}{R_L + R_{(ON)}}$ 


FIGURE 1A. MEASUREMENT POINTS

FIGURE 1B. TEST CIRCUIT

FIGURE 1. SWITCHING TIMES



Logic input waveform is inverted for switches that have the opposite logic sense.





Repeat test for all switches.  $C_L$  includes fixture and stray capacitance. FIGURE 2B. TEST CIRCUIT

### FIGURE 2A. MEASUREMENT POINTS

FIGURE 2. CHARGE INJECTION

# Test Circuits and Waveforms (Continued)






C<sub>L</sub> includes fixture and stray capacitance. Reconfigure accordingly to test SW3 and SW4.

FIGURE 3A. MEASUREMENT POINTS

FIGURE 3B. TEST CIRCUIT

FIGURE 3. BREAK-BEFORE-MAKE TIME (ISL43145 ONLY)



Repeat test for all switches.

FIGURE 4. OFF ISOLATION TEST CIRCUIT





FIGURE 6. CROSSTALK TEST CIRCUIT



Repeat test for all switches.

FIGURE 5. RON TEST CIRCUIT




FIGURE 7. CAPACITANCE TEST CIRCUIT

intersil

### **Detailed Description**

The ISL43143–ISL43145 quad analog switches offer precise switching capability from a bipolar  $\pm 2\text{V}$  to  $\pm 6\text{V}$  or a single 2V to 12V supply with low on-resistance (18 $\Omega$ ) and high speed switching (t\_{ON} = 52ns, t\_{OFF} = 40ns). The devices are especially well suited for portable battery powered equipment thanks to the low operating supply voltage (2V), low power consumption (1 $\mu$ W), low leakage currents (5nA max). High frequency applications also benefit from the wide bandwidth, and the very high OFF isolation and crosstalk rejection.

### Supply Sequencing And Overvoltage Protection

As with any CMOS device, proper power supply sequencing is required to protect the device from excessive input currents which might permanently damage the IC. All I/O pins contain ESD protection diodes from the pin to V+ and to V- (see Figure 8). To prevent forward biasing these diodes, V+ and V- must be applied before any input signals, and input signal voltages must remain between V+ and V-. If these conditions cannot be guaranteed, then one of the following two protection methods should be employed.

Logic inputs can easily be protected by adding a  $1k\Omega$  resistor in series with the input (see Figure 8). The resistor limits the input current below the threshold that produces permanent damage, and the sub-microamp input current produces an insignificant voltage drop during normal operation.

Adding a series resistor to the switch input defeats the purpose of using a low R<sub>ON</sub> switch, so two small signal diodes can be added in series with the supply pins to provide overvoltage protection for all pins (see Figure 8). These additional diodes limit the analog signal from 1V below V+ to 1V above V-. The low leakage current performance is unaffected by this approach, but the switch resistance may increase, especially at low supply voltages.




FIGURE 8. OVERVOLTAGE PROTECTION

#### Power-Supply Considerations

The ISL4314X construction is typical of most CMOS analog switches, in that they have three supply pins: V+, V-, and GND. V+ and V- drive the internal CMOS switches and set their analog voltage limits, so there are no connections between the analog signal path and GND. Unlike switches with a 13V maximum supply voltage, the ISL4314X 15V maximum supply voltage provides plenty of room for the 10% tolerance of 12V supplies (±6V or 12V single supply), as well as room for overshoot and noise spikes.

This family of switches performs equally well when operated with bipolar or single voltage supplies, and bipolar supplies need not be symmetrical. The minimum recommended supply voltage is 2V or  $\pm$ 2V. It is important to note that the input signal range, switching times, and ON-resistance degrade at lower supply voltages. Refer to the electrical specification tables and *Typical Performance Curves* for details.

V+ and GND power the internal logic (thus setting the digital switching point) and level shifters. The level shifters convert the logic levels to switched V+ and V- signals to drive the analog switch gate terminals, so switch parameters - especially  $R_{\mbox{ON}}$  - are strong functions of both supplies.

#### Logic-Level Thresholds

V+ and GND power the internal logic stages, so V- has no affect on logic thresholds. This switch family is TTL compatible (0.8V and 2.4V) over a V+ supply range of 2.5V to 10V (see Figure 17). At 12V the  $\rm V_{IH}$  level is about 2.8V, so for best results use a logic family the provides a  $\rm V_{OH}$  greater than 3V.

The digital input stages draw supply current whenever the digital input voltage is not at one of the supply rails (see Figure 18). Driving the digital input signals from GND to V+ with a fast transition time minimizes power dissipation. The ISL43143-ISL43145 switches have been designed to minimize the supply current whenever the digital input voltage is not driven to the supply rails (0V to V+). For example driving the device with 3V logic while operating with dual or single 5V supplies the device draws only  $10\mu A$  of current (see Figure 18 for  $V_{\text{IN}}=3V$ ). Similiar devices of competitors can draw 8 times this amount of current.

#### High-Frequency Performance

In  $50\Omega$  systems, signal response is reasonably flat even past 200MHz (see Figure 19). Figure 19 also illustrates that the frequency response is very consistent over a wide V+ range, and for varying analog signal levels.

An off switch acts like a capacitor and passes higher frequencies with less attenuation, resulting in signal feedthrough from a switch's input to its output. OFF Isolation is the resistance to this feedthrough, while Crosstalk indicates the amount of feedthrough from one switch to another. Figure 20 details the high OFF Isolation and

Crosstalk rejection provided by this family. At 10MHz, OFF isolation is about 50dB in  $50\Omega$  systems, decreasing approximately 20dB per decade as frequency increases. Higher load impedances decrease OFF Isolation and Crosstalk rejection due to the voltage divider action of the switch OFF impedance and the load impedance.

### Leakage Considerations

Reverse ESD protection diodes are internally connected between each analog-signal pin and both V+ and V-. One of these diodes conducts if any analog signal exceeds V+ or V-.

Virtually all the analog leakage current comes from the ESD diodes to V+ or V-. Although the ESD diodes on a given signal pin are identical and therefore fairly well balanced, they are reverse biased differently. Each is biased by either V+ or V- and the analog signal. This means their leakages will vary as the signal varies. The difference in the two diode leakages to the V+ and V- pins constitutes the analog-signal-path leakage current. All analog leakage current flows between each pin and one of the supply terminals, not to the other switch terminal. This is why both sides of a given switch can show leakage currents of the same or opposite polarity. There is no connection between the analog signal paths and GND.

**Typical Performance Curves** T<sub>A</sub> = 25°C, Unless Otherwise Specified




FIGURE 9. ON RESISTANCE vs POSITIVE SUPPLY VOLTAGE




FIGURE 11. ON RESISTANCE vs SWITCH VOLTAGE




FIGURE 10. ON RESISTANCE vs SWITCH VOLTAGE




FIGURE 12. CHARGE INJECTION vs SWITCH VOLTAGE

# Typical Performance Curves T<sub>A</sub> = 25°C, Unless Otherwise Specified (Continued)




FIGURE 13. TURN - ON TIME vs POSITIVE SUPPLY VOLTAGE




FIGURE 15. TURN - ON TIME vs POSITIVE SUPPLY VOLTAGE




FIGURE 17. DIGITAL SWITCHING POINT vs POSITIVE SUPPLY VOLTAGE




FIGURE 14. TURN - OFF TIME vs POSITIVE SUPPLY VOLTAGE




FIGURE 16. TURN - OFF TIME vs POSITIVE SUPPLY VOLTAGE




FIGURE 18. POSITIVE SUPPLY CURRENT vs DIGITAL INPUT VOLTAGE

in<u>ter</u>sil

# Typical Performance Curves T<sub>A</sub> = 25°C, Unless Otherwise Specified (Continued)




FIGURE 19. FREQUENCY RESPONSE




FIGURE 21. ±PSRR vs FREQUENCY




FIGURE 20. CROSSTALK AND OFF ISOLATION

### Die Characteristics

### SUBSTRATE POTENTIAL (POWERED UP):

V-


### TRANSISTOR COUNT:

ISL43143: 209 ISL43144: 209 ISL43145: 209

#### PROCESS:

Si Gate CMOS

# Quad Flat No-Lead Plastic Package (QFN) Micro Lead Frame Plastic Package (MLFP)



L16.4x4 16 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE (COMPLIANT TO JEDEC MO-220-VGGC ISSUE C)


SYMBOL	MIN	NOMINAL MAX		NOTES	
Α	0.80	0.90 1.00		-	
A1	-	- 0.05		-	
A2	-	- 1.00		9	
А3		0.20 REF			
b	0.23	0.28	0.35	5, 8	
D		4.00 BSC		-	
D1		3.75 BSC			
D2	1.95	2.10 2.25		7, 8	
Е		-			
E1	3.75 BSC			9	
E2	1.95	2.10 2.25		7, 8	
е		0.65 BSC			
k	0.25	-	-	-	
L	0.50	0.60 0.75		8	
L1	-	-	0.15	10	
N	16			2	
Nd	4			3	
Ne	4			3	
Р	-	- 0.60		9	
θ	-	- 12		9	

Rev. 5 5/04

### NOTES:

- 1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
- 2. N is the number of terminals.
- 3. Nd and Ne refer to the number of terminals on each D and E.
- 4. All dimensions are in millimeters. Angles are in degrees.
- 5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 7. Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance.
- 8. Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389.
- 9. Features and dimensions A2, A3, D1, E1, P &  $\theta$  are present when Anvil singulation method is used and not present for saw singulation.
- 10. Depending on the method of lead termination at the edge of the package, a maximum 0.15mm pull back (L1) maybe present. L minus L1 to be equal to or greater than 0.3mm.

### Thin Shrink Small Outline Plastic Packages (TSSOP)



#### NOTES:

- These package dimensions are within allowable dimensions of JEDEC MO-153-AB, Issue E.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E1" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch).
- 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact. (Angles in degrees)

M16.173
16 LEAD THIN SHRINK SMALL OUTLINE PLASTIC PACKAGE

	INCHES MILLIMETERS				
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	-	0.043	-	1.10	-
A1	0.002	0.006	0.05	0.15	-
A2	0.033	0.037	0.85	0.95	-
b	0.0075	0.012	0.19	0.30	9
С	0.0035	0.008	0.09	0.20	-
D	0.193	0.201	4.90	5.10	3
E1	0.169	0.177	4.30	4.50	4
е	0.026 BSC		0.65 BSC		-
Е	0.246	0.256	6.25	6.50	-
L	0.020	0.028	0.50	0.70	6
N	16		16		7
α	0°	8°	0°	8 <sup>o</sup>	-

Rev. 1 2/02

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com